View RTL8110S-32_4563161.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

RTL8110S-32/RTL8110S-64
INTEGRATED GIGABIT ETHERNET CONTROLLER (LOM)
DATASHEET
Rev. 1.4 24 September 2003 Track ID: JATR-1076-21
RTL8110S-32/RTL8110S-64 Datasheet
COPYRIGHT
(c)2003 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any means without the written permission of Realtek Semiconductor Corp.
TRADEMARKS
Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document are trademarks/registered trademarks of their respective owners.
DISCLAIMER
Realtek provides this document "as is", without warranty of any kind, neither expressed nor implied, including, but not limited to, the particular purpose. Realtek may make improvements and/or changes in this document or in the product described in this document at any time. This document could include technical inaccuracies or typographical errors.
USING THIS DOCUMENT
This document is intended for use by the software engineer when programming for Realtek RTL8110S-32 & RTL8110S-64 controller chips. Information pertaining to the hardware design of products using these chips is contained in a separate document. Though every effort has been made to ensure that this document is current and accurate, more information may have become available subsequent to the production of this guide. In that event, please contact your Realtek representative for additional information that may help in the development process.
REVISION HISTORY
Revision 1.0 1.1 1.2 1.3 1.4 Release Date 2003/03/20 2003/04/12 2003/06/24 2003/09/23 2003/09/24 Summary First release. Revised pin name and pin assignments. Minor 233-pin TFBGA pin number corrections. IEEE 802.3z changed to IEEE 802.3ab in General Description. Add the voltage variation to DC characteristics. Remove "JTAG support" from the Features section. The RTL8110S does not support JTAG.
Integrated Gigabit Ethernet Controller
ii
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
Table of Contents
1. 2. 3. 4. GENERAL DESCRIPTION ............................................................................................................................................... 1 FEATURES .......................................................................................................................................................................... 2 SYSTEM APPLICATIONS ................................................................................................................................................ 2 PIN ASSIGNMENTS........................................................................................................................................................... 3 4.1. 4.2. 5. 128-PIN QFP PIN ASSIGNMENTS ................................................................................................................................. 3 233-PIN TFBGA PIN ASSIGNMENTS............................................................................................................................ 4
PIN DESCRIPTIONS ......................................................................................................................................................... 5 5.1. 5.2. 5.3. 5.4. 5.5. 5.6. 5.7. 5.8. 5.9. POWER MANAGEMENT/ISOLATION .............................................................................................................................. 5 PCI INTERFACE ........................................................................................................................................................... 6 EEPROM.................................................................................................................................................................... 9 TRANSCEIVER INTERFACE ........................................................................................................................................... 9 CLOCK....................................................................................................................................................................... 10 REGULATOR & REFERENCE ....................................................................................................................................... 10 LEDS ........................................................................................................................................................................ 10 POWER & GROUND ................................................................................................................................................... 11 NC (NOT CONNECTED) ............................................................................................................................................. 11
6.
FUNCTIONAL DESCRIPTION ...................................................................................................................................... 12 6.1. 6.1.1. 6.1.2. 6.2. 6.3. 6.4. 6.4.1. 6.4.2. TRANSCEIVER............................................................................................................................................................ 12 Transmitter........................................................................................................................................................... 12 Receiver ............................................................................................................................................................... 12 MAC ......................................................................................................................................................................... 12 NEXT PAGE................................................................................................................................................................ 13 MII/GMII INTERFACE ............................................................................................................................................... 13 MII ....................................................................................................................................................................... 13 GMII .................................................................................................................................................................... 13
Integrated Gigabit Ethernet Controller
iii
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
6.5. 6.5.1. 6.5.2. 6.5.3. 6.5.4. 6.5.5. 6.6. 6.7. 7. LEDS ........................................................................................................................................................................ 14 Link Monitor ........................................................................................................................................................ 14 RX LED................................................................................................................................................................ 14 TX LED ................................................................................................................................................................ 15 TX/RX LED .......................................................................................................................................................... 16 LINK/ACT LED.................................................................................................................................................... 17 EEPROM INTERFACE ............................................................................................................................................... 17 POWER MANAGEMENT .............................................................................................................................................. 18
CHARACTERISTICS ...................................................................................................................................................... 21 7.1. 7.2. 7.3. 7.4. 7.5. 7.6. 7.6.1. 7.7. 7.7.1. 7.7.2. 7.7.3. ABSOLUTE MAXIMUM RATINGS ................................................................................................................................ 21 RECOMMENDED OPERATING CONDITIONS................................................................................................................. 21 CRYSTAL REQUIREMENTS.......................................................................................................................................... 21 THERMAL CHARACTERISTICS .................................................................................................................................... 22 DC CHARACTERISTICS .............................................................................................................................................. 22 AC CHARACTERISTICS .............................................................................................................................................. 23 Serial EEPROM Interface Timing........................................................................................................................ 23 PCI BUS OPERATION TIMING .................................................................................................................................... 24 PCI Bus Timing Parameters ................................................................................................................................ 24 PCI Clock Specification....................................................................................................................................... 26 PCI Transactions ................................................................................................................................................. 27
8.
MECHANICAL DIMENSIONS....................................................................................................................................... 42 8.1. 8.2. 128-PIN QFP MECHANICAL DIMENSIONS ................................................................................................................. 42 233-PIN TFBGA MECHANICAL DIMENSIONS ........................................................................................................... 44
9.
ORDERING INFORMATION ......................................................................................................................................... 46
Integrated Gigabit Ethernet Controller
iv
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
List of Tables
TABLE 1. TABLE 2. TABLE 3. TABLE 4. TABLE 5. TABLE 6. TABLE 7. TABLE 8. TABLE 9. POWER MANAGEMENT/ISOLATION ............................................................................................................................. 5 PCI INTERFACE........................................................................................................................................................... 6 EEPROM.................................................................................................................................................................... 9 TRANSCEIVER INTERFACE........................................................................................................................................... 9 CLOCK ...................................................................................................................................................................... 10 REGULATOR & REFERENCE ...................................................................................................................................... 10 LEDS ........................................................................................................................................................................ 10 POWER & GROUND ................................................................................................................................................... 11 NC (NOT CONNECTED) ............................................................................................................................................. 11
TABLE 10. EEPROM INTERFACE............................................................................................................................................... 18 TABLE 11. ABSOLUTE MAXIMUM RATINGS ............................................................................................................................... 21 TABLE 12. RECOMMENDED OPERATING CONDITIONS................................................................................................................ 21 TABLE 13. CRYSTAL REQUIREMENTS......................................................................................................................................... 21 TABLE 14. THERMAL CHARACTERISTICS ................................................................................................................................... 22 TABLE 15. DC CHARACTERISTICS ............................................................................................................................................. 22 TABLE 16. EEPROM ACCESS TIMING PARAMETERS................................................................................................................. 23 TABLE 17. PCI BUS TIMING PARAMETERS................................................................................................................................. 24 TABLE 18. MEASUREMENT CONDITION PARAMETERS ............................................................................................................... 25 TABLE 19. CLOCK AND RESET SPECIFICATIONS ......................................................................................................................... 26 TABLE 20. ORDERING INFORMATION ......................................................................................................................................... 46
Integrated Gigabit Ethernet Controller
v
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
List of Figures
FIGURE 1. FIGURE 2. FIGURE 3. FIGURE 4. FIGURE 5. FIGURE 6. FIGURE 7. FIGURE 8. FIGURE 9. 128-PIN QFP PIN ASSIGNMENTS ............................................................................................................................... 3 233-PIN TFBGA PIN ASSIGNMENTS.......................................................................................................................... 4 RX LED .................................................................................................................................................................. 14 TX LED................................................................................................................................................................... 15 TX/RX LED ............................................................................................................................................................ 16 LINK/ACT LED ..................................................................................................................................................... 17 SERIAL EEPROM INTERFACE TIMING..................................................................................................................... 23 OUTPUT TIMING MEASUREMENT CONDITIONS ........................................................................................................ 25 INPUT TIMING MEASUREMENT CONDITIONS............................................................................................................ 25
FIGURE 10. 3.3V CLOCK WAVEFORM ........................................................................................................................................ 26 FIGURE 11. CLOCK SKEW DIAGRAM .......................................................................................................................................... 26 FIGURE 12. I/O READ................................................................................................................................................................. 27 FIGURE 13. I/O WRITE ............................................................................................................................................................... 27 FIGURE 14. CONFIGURATION READ............................................................................................................................................ 28 FIGURE 15. CONFIGURATION WRITE .......................................................................................................................................... 28 FIGURE 16. BUS ARBITRATION................................................................................................................................................... 29 FIGURE 17. MEMORY READ BELOW 4GB (32-BIT ADDRESS, 32-BIT DATA; 32-BIT SLOT) .......................................................... 29 FIGURE 18. MEMORY WRITE BELOW 4GB (32-BIT ADDRESS, 32-BIT DATA; 32-BIT SLOT)......................................................... 30 FIGURE 19. TARGET INITIATED TERMINATION - DISCONNECT ................................................................................................... 30 FIGURE 20. TARGET INITIATED TERMINATION - ABORT ............................................................................................................ 31 FIGURE 21. MASTER INITIATED TERMINATION - ABORT............................................................................................................ 31 FIGURE 22. PARITY OPERATION - ONE EXAMPLE...................................................................................................................... 32 FIGURE 23. MEMORY READ BELOW 4GB (32-BIT ADDRESS, 32-BIT DATA TRANSFER GRANTED; 64-BIT SLOT)......................... 33 FIGURE 24. MEMORY WRITE BELOW 4GB (32-BIT ADDRESS, 32-BIT DATA TRANSFER GRANTED; 64-BIT SLOT)........................ 34 FIGURE 25. MEMORY READ BELOW 4GB (32-BIT ADDRESS, 64-BIT DATA TRANSFER GRANTED; 64-BIT SLOT) ......................... 35 FIGURE 26. MEMORY WRITE BELOW 4GB (32-BIT ADDRESS, 64-BIT DATA TRANSFER GRANTED; 64-BIT SLOT)........................ 36 FIGURE 27. MEMORY READ ABOVE 4GB (DAC, 64-BIT ADDRESS, 32-BIT DATA; 32-BIT SLOT) ................................................ 37 FIGURE 28. MEMORY WRITE ABOVE 4GB (DAC, 64-BIT ADDRESS, 32-BIT DATA; 32-BIT SLOT)............................................... 37 FIGURE 29. MEMORY READ ABOVE 4GB (DAC, 64-BIT ADDRESS, 32-BIT DATA TRANSFER GRANTED; 64-BIT SLOT) ............... 38 FIGURE 30. MEMORY WRITE ABOVE 4GB (DAC, 64-BIT ADDRESS, 32-BIT DATA TRANSFER GRANTED; 64-BIT SLOT).............. 39 FIGURE 31. MEMORY READ ABOVE 4GB (DAC, 64-BIT ADDRESS, 64-BIT DATA TRANSFER GRANTED; 64-BIT SLOT) ............... 40 FIGURE 32. MEMORY WRITE ABOVE 4GB (DAC, 64-BIT ADDRESS, 64-BIT DATA TRANSFER GRANTED; 64-BIT SLOT).............. 41
Integrated Gigabit Ethernet Controller
vi
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
1.
General Description
The Realtek RTL8110S-32 and RTL8110S-64 LOM Ethernet controllers combine a triple-speed IEEE 802.3 compliant media access controller (MAC) with a triple-speed Ethernet transceiver, 32(64*)-bit PCI bus controller, and embedded memory. With state-of-the-art DSP technology and mixed-mode signal technology, they offer high-speed transmission over CAT 5 UTP cable or CAT 3 UTP (10Mbps only) cable. Functions such as Crossover Detection & Auto-Correction, polarity correction, adaptive equalization, cross-talk cancellation, echo cancellation, timing recovery, and error correction are implemented to provide robust transmission and reception capability at high speeds. The devices support the PCI v2.2 bus interface for host communications with power management and are compliant with the IEEE 802.3 specification for 10/100Mbps Ethernet and the IEEE 802.3ab specification for 1000Mbps Ethernet. They also support an auxiliary power auto-detect function, and will auto-configure related bits of the PCI power management registers in PCI configuration space. They also support the Advanced Configuration and Power Interface (ACPI)--power management for modern operating systems that are capable of Operating System directed Power Management (OSPM)--to achieve the most efficient power management possible. In addition to the ACPI feature, the RTL8110S-32 and RTL8110S-64 support remote wake-up (including AMD Magic Packet, Re-LinkOk, and Microsoft(R) Wake-up frame) in both ACPI and APM (Advanced Power Management) environments. Also, the LWAKE pin provides four different output signals including active high, active low, positive pulse, and negative pulse. The versatility of the LWAKE pin provides motherboards with Wake-On-LAN (WOL) functionality. To support WOL from a deep power down state (e.g. D3cold, i.e. main power is off and only auxiliary exists), the auxiliary power source must be able to provide the needed power for the RTL8110S-32 and RTL8110S-64. The RTL8110S is fully compliant with Microsoft(R) NDIS5 (IP, TCP, UDP) Checksum and Segmentation Task-offload features, and supports IEEE 802.1Q Virtual bridged Local Area Network (VLAN). The above features contribute to lowering CPU utilization, especially benefiting performance when in operation as a server network card. Also, the devices boost their PCI performance by supporting PCI Memory Read Line & Memory Read Multiple when transmitting, and Memory Write and Invalidate when receiving. To better qualify as a server card, the RTL8110S-32 and RTL8110S-64 support the PCI Dual Address Cycle (DAC) command when the assigned buffers reside at a physical memory address higher than 4 Gigabytes. * 233-PIN TFBGA package only.
Integrated Gigabit Ethernet Controller
1
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
2.
Features
Integrated 10/100/1000 transceiver Auto-Negotiation with Next page capability Supports PCI 2.2, 32-bit/64-bit (RTL8110S-64 only), 33/66MHz Supports pair swap/polarity/skew correction Crossover Detection & Auto-Correction Wake-on-LAN and remote wake-up support Microsoft(R) NDIS5 Checksum Offload (IP, TCP, UDP) and largesend offload support Supports Full Duplex flow control (IEEE 802.3x) Fully compliant with IEEE 802.3, IEEE 802.3u, IEEE 802.3ab Supports IEEE 802.1Q VLAN tagging Serial EEPROM 3.3V signaling, 5V PCI I/O tolerant Transmit/Receive FIFO (8K/64K) support Supports power down/link down power saving 128-pin QFP/233-pin TFBGA package
3.
System Applications
Gigabit Ethernet on Motherboard.
Integrated Gigabit Ethernet Controller
2
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
4.
Pin Assignments
20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 AVDDL VSSPST GND ISOLATEB VDD18 INTAB VDD33 PCIRSTB PCICLK GNTB REQB PMEB VDD18 PCIAD31 PCIAD30 GND PCIAD29 PCIAD28 VSSPST 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 MDI3MDI3+ VSS AVDDL MDI2MDI2+ VSS NC NC AVDDH VSS CTRL25 AVDDL MDI1MDI1+ VSS AVDDL MDI0MDI0+
4.1. 128-Pin QFP Pin Assignments
39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
PCIAD27 PCIAD26 VDD33 PCIAD25 PCIAD24 CBEB3 VDD18 IDSEL PCIAD23 GND PCIAD22 PCIAD21 VSSPST GND PCIAD20 VDD18 PCIAD19 VDD33 PCIAD18 PCIAD17 PCIAD16 CBEB2 FRAMEB GND IRDYB VDD18
RTL8110S-32
128 127 126 125 124 123 122 121 120 119 118 117 116 115 114 113 112 111 110 109 108 107 106 105 104 103
VSS RSET VDD18 CTRL18 VSS VSS XTAL2 XTAL1 AVDDH VSSPST GND LED0 VDD18 LED1 LED2 LED3 GND EESK VDD18 EEDI EEDO VDD33 EECS LANWAKE PCIAD0 PCIAD1
65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83
CLKRUNB VSSPST TRDYB DEVSELB STOPB PERRB VDD33 NC GND NC SERRB PAR CBEB1 VDD18 PCIAD15 GND VSSPST PCIAD14 PCIAD13
102 101 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84
PCIAD2 VSSPST GND VDD18 PCIAD3 PCIAD4 PCIAD5 PCIAD6 VDD33 PCIAD7 CBEB0 VSSPST PCIAD8 PCIAD9 M66EN PCIAD10 PCIAD11 PCIAD12 VDD33
Figure 1. Integrated Gigabit Ethernet Controller
128-Pin QFP Pin Assignments 3 Track ID: JATR-1076-21 Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
4.2. 233-Pin TFBGA Pin Assignments
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
A B C D E F G H J K L M N P R T U
NC NC
NC NC
NC L18 CTR
NC NC VSS R SET L25 C TR VS S VSS VDD 18
XTAL NC
1
XTA NC
L2
NC NC
NC
NC
NC VD D
E ESK
K O EED LANWA S EEC AD0 GND AD1 NC G ND
E
NC NC AD2 G ND
AD 3 NC NC A D4 AD8
NC AD 5 AD 7 C BEB 5 A D3 0
AD 6 AD32 AD33 AD34 A D9
NC
NC
33 EEDI LED 2
NC
L + M DI0 AVDD
8 3 8 3 H VD D1 AVD D VDD1 VD D3 VDD3 LED0 VS S VSS VS S 8 3 VDD1 LED LED 1
M DI0 M DI1+ AVDDL H M DI1 AVDD 2+ MDI NC VS S NC
GND
RTL8110S-64
G ND GND GND GND G ND G ND G ND GND G ND GND GND GND GND G ND GND GND GND GND GND GND GND G ND GND
G ND
N 3 8 VDD1 VDD3 AD36 M6 6E G ND AD37 AD10 AD38 9 AD 3 AD13 1 AD 4
+ DI2- AVDDL M DI3 M VDD A IS OL NC NC 33 MDI3 AVD DL
GND VDD33 AD11 G ND VD D 18 AD12 AD40
TEBVDD33 VDD33 6 4B INTAB AC K
GND GND
3 4 VDD3 A D1
64B CIRS TB VDD18 P REQ GND GND GND AD62 7 AD2 1 A D6 GND AD25 AD60 4 AD2 VDD 18
GND
G ND
GND GND
1 3 5 VDD3 AD1 CB EB AD42 P AR AD43 NC B P ERR
LK CB EB7 C BEB 6 P CI C B5 GNTB CB E NC R EQ B NC B P ME 8 A D2 AD63 6 AD2
GND GND GND V DD 18 GND GND VDD 18 GND G ND
4 B SER R AD4 NC AD45
4 4 CB EB P AR6 AD31 AD30 9 AD2
B3 VDD33 VDD33 CB E 9 AD 5 IDSE L AD23 8 AD5 2 A D2 7 AD5
B 3 3 AD18 VDD3 VDD3 AD50 FR AME IR DY 1 AD2 AD56 AD20 NC AD19 5 A D5 7 AD1 4 AD5 C BEB 3 A D5 2
B 6 9 AD 4 TR DY AD4
B AD51 CLKR UN EVSELB STOP B D 6 AD1 2 AD5 8 A D4 7 AD4
NC
Figure 2.
233-Pin TFBGA Pin Assignments
Integrated Gigabit Ethernet Controller
4
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
5.
Pin Descriptions
The following signal type codes are used in the tables: I: Input. O: Output T/S: Tri-State bi-directional input/output pin. S/T/S: Sustained Tri-State. O/D: Open Drain.
5.1. Power Management/Isolation
Table 1. Symbol PMEB (PME#) ISOLATEB (ISOLATE#) Type O/D Power Management/Isolation Description Power Management Event: Open drain, active low. Used to request a change in the current power management state and/or to indicate that a power management event has occurred. Isolate Pin: Active low. Used to isolate the RTL8110S from the PCI bus. The RTL8110S will not drive its PCI outputs (excluding PME#) and will not sample its PCI input (including PCIRSTB and PCICLK) as long as the Isolate pin is asserted. LAN WAKE-UP Signal (When CardB_En=0, bit2 Config3): This signal is used to inform the motherboard to execute the wake-up process. The motherboard must support Wake-On-LAN (WOL). There are 4 choices of output that may be asserted from the LANWAKE pin (active high, active low, positive pulse, and negative pulse). We can configure the LANWAKE output via two CONFIG bits: LWACT(Config1.4) and LWPTN(Config4.2). LWACT LWAKE Output 0 1 LWPTN 0 Active high Active low 1 Positive pulse Negative pulse The default output is an active high signal. Once a PME event is received, the LANWAKE and PMEB assert at the same time when the LWPME (bit4, CONFIG4) is set to 0. If the LWPME is set to 1, the LANWAKE asserts only when the PMEB asserts and ISOLATEB is low. Pin No Pin No (128QFP) (233BGA) 31 P3
I
23
J1
LANWAKE
O
105
A13
Integrated Gigabit Ethernet Controller
5
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
5.2. PCI Interface
Table 2. Symbol PCIADPIN63-32 Type T/S Pin No. (128QFP) Pin No. (233BGA) T3, R4, U4, T5, T6, U7, U8, U9, U11, U12, U13, U15, T14, R12, R15, U16, U17, R17, P16, N16, M17, M15, K17, J16, H17, G17, G15, F16, E16, D17, C17, B17 T1, T2, U2, R3, T4, U3, R5, U5, T7, T8, T9, T10, T11, R9, T12, U14, L16, K16, J17, J15, H16, G16, E17, E15, C16, A17, B16, D15, A15, C14, B13, C12 M2, M3, N1, R1 PCI Interface Description AD63-32: High 32-bit PCI address and data multiplexed pins. Address and Data are multiplexed on the same pins and provide 32 additional bits. During an address phase (when using the DAC command and when REQ64B is asserted), the upper 32-bits of a 64-bit address are transferred; otherwise, these bits are reserved but are stable and undetermined. During a data phase, an additional 32-bits of data are transferred when a 64-bit transaction has been negotiated by the assertion of REQ64B and ACK64B.
PCIADPIN31-0
T/S
33, 34, 36, 37, 39, 40, 42, 43, 47, 49, 50, 53, 55, 57, 58, 59, 79, 82, 83, 85, 86, 87, 89, 90, 93, 95, 96, 97, 98, 102, 103, 104
AD31-0: Low 32-bit PCI address and data multiplexed pins. The address phase is the first clock cycle in which FRAMEB is asserted. During the address phase, AD31-0 contains a physical address (32 bits). For I/O, this is a byte address, and for configuration and memory, it is a double-word address. The RTL8110S supports both big-endian and little-endian byte ordering. Write data is stable and valid when IRDYB is asserted. Read data is stable and valid when TRDYB is asserted. Data I is transferred during those clocks where both IRDYB and TRDYB are asserted.
CBEBPIN7-4
T/S
CBEBPIN3-0
T/S
44, 60, 77, 92
R6, T13, L17, D16
PCI bus command and byte enables multiplexed pins. During the address phase of a transaction, CBEBPIN7-4 define the bus command. During the data phase, CBEBPIN7-4 are used as Byte Enables. The Byte Enables are valid for the entire data phase and determine which byte lanes carry meaningful data. CBEBPIN4 applies to byte 4, and CBEBPIN7 applies to byte 7. PCI bus command and byte enables multiplexed pins. During the address phase of a transaction, CBEBPIN3-0 define the bus command. During the data phase, CBEBPIN3-0 are used as Byte Enables. The Byte Enables are valid for the entire data phase and determine which byte lanes carry meaningful data. CBEBPIN0 applies to byte 0, and CBEBPIN3 applies to byte 3.
Integrated Gigabit Ethernet Controller
6
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
Symbol PCICLK Type I Pin No. (128QFP) 28 Pin No. (233BGA) M1 Description PCI clock: This clock input provides timing for all PCI transactions and is input to the PCI device. Supports up to a 66MHz PCI clock. Clock Run: This signal is used by the RTL8110S to request starting (or speeding up) of the PCICLK clock. CLKRUNB also indicates the clock status. For the RTL8110S, CLKRUNB is an open drain output as well as an input. The RTL8110S requests the central resource to start, speed up, or maintain the interface clock by the assertion of CLKRUNB. For the host system, it is an S/T/S signal. The host system (central resource) is responsible for maintaining CLKRUNB asserted, and for driving it high to the negated (deasserted) state. Device Select: As a bus master, the RTL8110S samples this signal to insure that a PCI target recognizes the destination address for the data transfer. As a target, the RTL8110S asserts this signal low when it recognizes its target address after FRAMEB is asserted. Cycle Frame: As a bus master, this pin indicates the beginning and duration of an access. FRAMEB is asserted low to indicate the start of a bus transaction. While FRAMEB is asserted, data transfer continues. When FRAMEB is de-asserted, the transaction is in the final data phase. As a target, the device monitors this signal before decoding the address to check if the current transaction is addressed to it. Grant: This signal is asserted low to indicate to the RTL8110S that the central arbiter has granted the ownership of the bus to the RTL8110S. This input is used when the device is acting as a bus master. Request: The RTL8110S will assert this signal low to request the ownership of the bus from the central arbiter. Initialization Device Select: This pin allows the device to identify when configuration read/write transactions are intended for it. Interrupt A: Used to request an interrupt. It is asserted low when an interrupt condition occurs, as defined by the Interrupt Status, Interrupt Mask. Initiator Ready: This indicates the initiating agent's ability to complete the current data phase of the transaction. As a bus master, this signal will be asserted low when the device is ready to complete the current data phase transaction. This signal is used in conjunction with the TRDYB signal. Data transaction takes place at the rising edge of CLK when both IRDYB and TRDYB are asserted low. As a target, this signal indicates that the master has put data on the bus. 7 Track ID: JATR-1076-21 Rev. 1.4
CLKRUNB
I/O
65
T15
DEVSELB
S/T/S
68
T16
FRAMEB
S/T/S
61
R13
GNTB
I
29
N2
REQB IDSEL
T/S I
30 46
P2 U6
INTAB
O/D
25
K3
IRDYB
S/T/S
63
R14
Integrated Gigabit Ethernet Controller
RTL8110S-32/RTL8110S-64 Datasheet
Symbol TRDYB Type S/T/S Pin No. (128QFP) 67 Pin No. (233BGA) R16 Description Target Ready: This indicates the target agent's ability to complete the current phase of the transaction. As a bus master, this signal indicates that the target is ready for the data during write operations and with the data during read operations. As a target, this signal will be asserted low when the (slave) device is ready to complete the current data phase transaction. This signal is used in conjunction with the IRDYB signal. Data transaction takes place at the rising edge of CLK when both IRDYB and TRDYB are asserted low. Parity: This signal indicates even parity across PCIADPIN31-0 and CBEB3-0 including the PAR pin. PAR is stable and valid one clock after each address phase. For data phase, PAR is stable and valid one clock after either IRDYB is asserted on a write transaction or TRDYB is asserted on a read transaction. Once PAR is valid, it remains valid until one clock after the completion of the current data phase. As a bus master, PAR is asserted during address and write data phases. As a target, PAR is asserted during read data phases. 66MHZ_ENABLE: This pin indicates to the device whether the bus segment is operating at 66 or 33MHz. When this pin (active high) is asserted, the current PCI bus segment that the device resides on operates in 66-MHz mode. If this pin is de-asserted, the current PCI bus segment operates in 33-MHz mode. Parity Error: This pin is used to report data parity errors during all PCI transactions except a Special Cycle. PERRB is driven active (low) two clocks after a data parity error is detected by the device receiving data, and the minimum duration of PERRB is one clock for each data phase with parity error detected. System Error: If an address parity error is detected and Configuration Space Status register bit 15 (detected parity error) is enabled, the device asserts the SERRB pin low and bit 14 of the Status register in Configuration Space. Stop: Indicates that the current target is requesting the master to stop the current transaction. Reset: When PCIRSTB is asserted low, the device performs an internal system hardware reset. PCIRSTB must be held for a minimum period of 120 ns. Acknowledge 64-bit Transfer: When actively driven by a device that has positively decoded its address as the target of the current access, indicates the target is willing to transfer data using 64 bits. ACK64B has the same timing as DEVSELB. Request 64-bit Transfer: When asserted by the current bus master, indicates it desires to transfer data using 64 bits. REQ64B also has the same timing as FRAMEB. 8 Track ID: JATR-1076-21 Rev. 1.4
PAR
T/S
76
M16
M66EN
I
88
F17
PERRB
S/T/S
70
P17
SERRB
O/D
75
N15
STOPB PCIRSTB
S/T/S I
69 27
T17 L3
ACK64B
S/T/S
K2
REQ64B
S/T/S
L2
Integrated Gigabit Ethernet Controller
RTL8110S-32/RTL8110S-64 Datasheet
Symbol PAR64 Type T/S Pin No. (128QFP) Pin No. (233BGA) R2 Description Parity Upper DWORD is an even parity bit that protects AD[64:32] and C/BE[7:4]. PAR64 must be valid one clock after each address phase on any transaction in which REQ64B is asserted.
5.3. EEPROM
Table 3. Symbol EESK EEDI/AUX Type O I Pin No Pin No (128QFP) (233BGA) 111 A11 109 B11 EEPROM Description Serial data clock EEDI: Serial data input AUX: Input pin to detect if Aux. Power exists or not on initial power-on. This pin should be connected to EEPROM. To support wakeup from ACPI D3cold or APM power-down, this pin must be pulled high to aux. power via a resistor. If this pin is not pulled high to Aux. Power, the RTL8110S assumes that no Aux. Power exists. Serial data output EECS: EEPROM chip select BROMCSB: This is the chip select signal of the Boot PROM.
EEDO EECS/BRO MCSB
O O
108 106
A12 B12
5.4. Transceiver Interface
Table 4. Symbol MDI[0]+ MDI[0]- Type I/O I/O Pin No (128QFP) 1 2 Pin No (233BGA) C2 D1 Transceiver Interface Description In MDI mode, this is the first pair in 1000Base-T, i.e. the BI_DA+/- pair, and is the transmit pair in 10Base-T and 100Base-TX. In MDI crossover mode, this pair acts as the BI_DB+/- pair, and is the receive pair in 10Base-T and 100Base-TX. In MDI mode, this is the second pair in 1000Base-T, i.e. the BI_DB+/- pair, and is the transmit pair in 10Base-T and 100Base-TX. In MDI crossover mode, this pair acts as the BI_DA+/- pair, and is the transmit pair in 10Base-T and 100Base-TX. In MDI mode, this is the third pair in 1000Base-T, i.e. the BI_DC+/- pair. In MDI crossover mode, this pair acts as the BI_DD+/- pair. In MDI mode, this is the fourth pair in 1000Base-T, i.e. the BI_DD+/- pair. In MDI crossover mode, this pair acts as the BI_DC+/- pair. 9 Track ID: JATR-1076-21 Rev. 1.4
MDI[1]+ MDI[1]-
I/O I/O
5 6
D2 E1
MDI[2]+ MDI[2]- MDI[3]+ MDI[3]-
I/O I/O I/O I/O
14 15 18 19
F1 G2 G1 H2
Integrated Gigabit Ethernet Controller
RTL8110S-32/RTL8110S-64 Datasheet
5.5. Clock
Table 5. Symbol Xtal1 Xtal2 Type I O Pin No Pin No (128QFP) (233BGA) 121 A5 122 A6 Clock Description Input of 25MHz clock reference. output of 25MHz clock reference.
5.6. Regulator & Reference
Table 6. Symbol CTRL25 CTRL18 RSET Type O O I Pin No Pin No (128QFP) (233BGA) 8 E4 125 127 B3 D4 Regulator & Reference Description Regulator Control. Voltage control to external 2.5V regulator Regulator Control. Voltage control to external 1.8V regulator Reference. External Resistor Reference.
5.7. LEDs
Table 7. Symbol LED0 LED1 LED2 LED3 Type O O O O Pin No Pin No (128QFP) (233BGA) 117 C10 115 D10 114 C11 113 D9 Description LEDS 1-0 LED0 LED1 LED2 LED3 00
Tx/Rx LINK 100 LINK 10 LINK 1000
LEDs
01
ACT(Tx/Rx) LINK10/100/ 1000 FULL -
10
Tx LINK10/100 /1000 Rx FULL
11
LINK10/ ACT LINK100/ ACT FULL LINK1000/ ACT
Note 1: During power down mode, the LED signals are logic high. Note 2: LEDS1-0's initial value comes from 93C46/93C56.
Integrated Gigabit Ethernet Controller
10
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
5.8. Power & Ground
Table 8. Symbol VDD18 Type Power & Ground Description Digital 1.8V power supply. Pin No Pin No (128QFP) (233BGA) Power 24, 32, 45, 54, C5, C7, D8, F14, 64, 78, 99, 110, H4, K14, L4, P6, 116,126 P9, P12 Power 26, 41, 56, 71, B10, C8, C9, F15, 84, 94, 107 H1, H15, J2, J3, K15, L15, R7, R8, R10, R11 Power 21, 22, 35, 38, D11, D12, D13, D14, E14, G7, 48, 51, 52, 62, G8, G9, G10, 66, 73, 80, 81, G11, G14, H7, 91, 100, 101, H8, H9, H10, 112, 118, 119 H11, H14, J4, J7, J8, J9, J10, J11, J14, K4, K7, K8, K9, K10, K11, L7, L8, L9, L10, L11, L14, M4, M14, N4, N14, P4, P5, P7, P8, P10, P11, P13, P14 Power 3, 7, 16, 20 C3, D3, G3, H3 Power 10, 120 E2, C6 Power 4, 9, 13, 17, 123, F4, G4, C4, D5, 124, 128 D6, D7, E3
VDD33
Digital 3.3V power supply.
GND/VSSPST
Digital Ground
AVDDL AVDDH VSS
Analog 2.5V power supply. Analog 3.3V power supply. Analog Ground
5.9. NC (Not Connected)
Table 9. Symbol NC Type NC (Not Connected) Pin No Pin No Description (128QFP) (233BGA) Not Connected. 11, 12, 72, A1, A2, A3, A4, A7, 74 A8, A9, A10, A14, A16, B1, B2, B4, B5, B6, B7, B8, B9, B14, B15, C1, C13, C15, F2, F3, K1, L1, N3, N17, P1, P15, U1, U10
Integrated Gigabit Ethernet Controller
11
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
6.
Functional Description
6.1. Transceiver
6.1.1. Transmitter
In 10M mode, the Tx MAC retrieves packet data from the Tx Buffer Manager and sends it out through the transmitting physical layer interface. The transmit 4-bit nibbles (TXD[3:0]) clocked at 2.5Mhz (TXC), are serialized into 10Mbps serial data. Then, the 10Mbps serial data is converted into a Manchester-encoded data stream and is transmitted onto the media by the DAC converter. In 100M mode, the transmitted 4-bit nibbles (TXD[3:0]) from the MAC, clocked at 25Mhz (TXC), are converted into 5B symbol code via 4B/5B coding technology, scrambling, and serializing before being converted to 125Mhz NRZ and NRZI signals. After that, the NRZI signal is passed to the MLT3 encoder, then to the DAC converter for transmission onto the media. In 1000M mode, the RTL8110S's PCS layer receives data bytes from the MAC through the GMII interface and performs the generation of continuous code-groups through 4D-PAM5 coding technology. Then, those code groups are passed through waveform shaping filter to minimize EMI effect, and are transmitted onto the 4-pair CAT5 cable at 125MBaud/s through DAC converter.
6.1.2.
Receiver
In MII (10Mbps) mode, the received differential signal is converted into a Manchester-encoded data stream. The stream is processed with a Manchester decoder, and is de-serialized into 4-bit wide nibbles. The 4-bit nibbles are presented to the MII interface at a clock speed of 2.5MHz. In 100Mbps mode, the MLT3 signal is processed with an ADC, equalizer, BLW (Baseline Wander) correction, timing recovery, MLT3 and NRZI decoder, descrambler, 4B/5B decoder, and then is presented to the MII interface in 4-bit wide nibbles at a clock speed of 25MHz. In GMII mode, the input signal from the media first passes through the on-chip sophisticated hybrid circuit to subtract the transmitted signal from the input signal for effective reduction of near-end echo. Afterwards, the received signal is processed with adaptive equalization, BLW (Baseline Wander) correction, cross-talk cancellation, echo cancellation, timing recovery, error correction, and 4D-PAM5 decoding. Then, the 8-bit wide data is recovered and is sent to the GMII interface at a clock speed of 125MHz. The Rx MAC retrieves the packet data from the receive MII/GMII interface and sends it to the Rx Buffer Manager.
6.2. MAC
The RTL8110S supports new descriptor-based buffer management that significantly reduces host CPU utilization and is particularly effective in server applications. The new buffer management algorithm provides Microsoft Large-Send offload, IP checksum offload, TCP checksum offload, UDP checksum offload, and IEEE 802.1P, 802.1Q VLAN tagging capabilities. The device supports up to 1024 consecutive descriptors in memory for transmit and receive separately, which means there might be 3 descriptor rings, one a high priority transmit descriptor ring, another a normal priority transmit descriptor ring, and the other a receive descriptor ring. Each descriptor ring may consist of up to 1024 consecutive descriptors. Each descriptor consists of 4 consecutive double words. The start address of each descriptor ring should be 256-byte aligned. Software must pre-allocate enough buffers and configure all descriptor rings before transmitting and/or receiving packets. Descriptors can be chained to form a packet in both Tx and Rx. Refer to the Realtek RTL8110S Programming Guide for detailed information. Any Tx buffers pointed to by the Tx descriptors should be at least 4 bytes. The RTL8110S will automatically pad any packets less than 64 bytes to 64-bytes long (including a 4-byte CRC) before transmitting that packet onto the network medium. If a packet consists of two or more descriptors, then the descriptors in command mode should have the same configuration, except EOR, FS, LS bits. Integrated Gigabit Ethernet Controller 12 Track ID: JATR-1076-21 Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
6.3. Next Page
If 1000Base-T mode is advertised, three additional Next Pages are automatically exchanged between the two link partners. Users can set Reg4.15 to 1 to exchange extra Next Pages via Reg7 and Reg8 as defined in IEEE 802.3ab.
6.4. MII/GMII Interface
6.4.1. MII
The RTL8110S supports 10Mbps and 100Mbps link operation. During the operation, the PHY communicates with the MAC through the MII as defined in the IEEE 802.3 (clause 22) specifications. The MII consists of a transmit data interface (TxEN, TxER, TXD[3:0], and TxCLK), a receive data interface (RxDV, RxER, RXD[3:0], and RxCLK), two status signals (CRS and COL) and a management interface (MDC and MDIO). In this mode of operation, both Transmit and Receive clocks are supplied by the PHY.
6.4.2.
GMII
In 1000Base-T mode, the GMII interface is selected, the 125MHz transmit clock is expected on GTXCLK, TXCLK sources 25MHz, 2.5MHz, or 0MHz clock depending on the operation mode, and RXCLK sources the 125MHz receive clock.
Integrated Gigabit Ethernet Controller
13
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
6.5. LEDs
The RTL8110S supports four LED signals in four different configurable operation modes. The modes are shown in Pin Descriptions, page 5.
6.5.1.
Link Monitor
The Link Monitor senses a link, such as LINK10, LINK100, LINK1000, LINK10/100/1000. Whenever a link is established, the specific link LED pin is driven low. Once disconnected, the link LED pin is driven high indicating that no network connection exists.
6.5.2.
RX LED
In 10/100/1000Mbps mode, blinking of the Rx LED indicates that receive activity is occurring.
Power On
LED = High
Receiving Packet? Yes
No
LED = High for (100 +- 10) ms
LED = Low for (12 +- 2) ms
Figure 3.
RX LED
Integrated Gigabit Ethernet Controller
14
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet 6.5.3. TX LED
In 10/100/1000Mbps mode, blinking of the Tx LED indicates that transmit activity is occurring.
Power On
LED = High
Transmitting Packet? Yes
No
LED = High for (100 +- 10) ms
LED = Low for (12 +- 2) ms
Figure 4.
TX LED
Integrated Gigabit Ethernet Controller
15
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet 6.5.4. TX/RX LED
In 10/100/1000Mbps mode, blinking of the Tx/Rx LED indicates that both transmit and receive activity is occurring.
Power On
LED = High
Tx/Rx Packet? Yes
No
LED = High for (100 +- 10) ms
LED = Low for (12 +- 2) ms
Figure 5.
TX/RX LED
Integrated Gigabit Ethernet Controller
16
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet 6.5.5. LINK/ACT LED
In 10/100/1000Mbps mode, blinking of the LINK/ACT LED indicates that the RTL8110S is linked and operating properly. When this LED is high for extended periods, it indicates that a link problem exists.
Power On
LED = High
Link? Yes
No
LED = Low
No
Tx/Rx packet? Yes
LED = High for (100 +- 10) ms
LED = Low for (12 +- 2) ms
Figure 6.
LINK/ACT LED
6.6. EEPROM Interface
The RTL8110S supports the attachment of an external EEPROM. The 93C46 is a 1K-bit EEPROM (the 93C56 is a 2K-bit EEPROM). The EEPROM interface provides the ability for the RTL8110S to read from and write data to an external serial EEPROM device. Values in the external EEPROM allow default fields in PCI configuration space and I/O space to be overridden following a reboot or software EEPROM auto load command. The RTL8110S will auto load values from the EEPROM. If the EEPROM is not present, the RTL8110S initialization uses default values for the appropriate Configuration and Operational Registers.
Integrated Gigabit Ethernet Controller
17
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
Software can read and write to the EEPROM using "bit-bang" accesses via the 9346CR Register. The interface consists of EESK, EECS, EEDO, and EEDI. Table 10. EEPROM EECS EESK EEDI/Aux EEPROM Interface Description 93C46 (93C56) chip select EEPROM serial data clock Input data bus/Input pin to detect if Aux. Power exists or not on initial power-on. This pin should be connected to Boot PROM. To support wakeup from ACPI D3cold or APM power-down, this pin must be pulled high to aux. power via a resistor. If this pin is not pulled high to Aux. Power, the RTL8110S assumes that no Aux. Power exists. Output data bus
EEDO
6.7. Power Management
The RTL8110S is compliant with ACPI (Rev 1.0, 1.0b, 2.0), PCI Power Management (Rev 1.1), and Network Device Class Power Management Reference Specification (V1.0a), such as to support an OS-directed Power Management (OSPM) environment. The RTL8110S can monitor the network for a Wakeup Frame, a Magic Packet, or a Re-LinkOk, and notify the system via PME# when such a packet or event occurs. Then, the whole system can be restored to a normal state to process incoming jobs. When the RTL8110S is in power down mode (D1 ~ D3): * The Rx state machine is stopped, and the RTL8110S monitors the network for wakeup events such as a Magic Packet, Wakeup Frame, and/or Re-LinkOk, in order to wake up the system. When in power down mode, the RTL8110S will not reflect the status of any incoming packets in the ISR register and will not receive any packets into the Rx FIFO buffer. * * * The FIFO status and packets that have already been received into the Rx FIFO before entering power down mode are held by the RTL8110S. Transmission is stopped. PCI bus master mode is stopped. The Tx FIFO buffer is held. After restoration to a D0 state, the RTL8110S transfers data that was not moved into the Tx FIFO buffer during power down mode. Packets that were not transmitted completely last time are re-transmitted. The D3cold_support_PME bit (bit15, PMC register) and the Aux_I_b2:0 bits (bit8:6, PMC register) in PCI configuration space depend on the existence of Aux power (bit15, PMC) = 1. If EEPROM D3cold_support_PME bit (bit15, PMC) = 0, the above 4 bits are all 0's. Example: If EEPROM D3c_support_PME = 1: * * If Aux. power exists, then PMC in PCI config space is the same as EEPROM PMC (if EEPROM PMC = C2 F7, then PCI PMC = C2 F7) If Aux. power is absent, then PMC in PCI config space is the same as EEPROM PMC except the above 4 bits are all 0's (if EEPROM PMC = C2 F7, the PCI PMC = 02 76) Integrated Gigabit Ethernet Controller 18 Track ID: JATR-1076-21 Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
In the above case, if wakeup support is desired when main power is off, it is suggested that the EEPROM PMC be set to C2 F7 (Realtek EEPROM default value). If EEPROM D3c_support_PME = 0: * * If Aux. power exists, then PMC in PCI config space is the same as EEPROM PMC (if EEPROM PMC = C2 77, then PCI PMC = C2 77) If Aux. power is absent, then PMC in PCI config space is the same as EEPROM PMC except the above 4 bits are all 0's. (if EEPROM PMC = C2 77, then PCI PMC = 02 76) In the above case, if wakeup support is not desired when main power is off, it is suggested that the EEPROM PMC be set to 02 76. Link Wakeup occurs only when the following conditions are met: * * The LinkUp bit (CONFIG3#4) is set to 1, the PMEn bit (CONFIG1#0) is set to 1, and the PME# can be asserted in the current power state. The Link status is re-established.
Magic Packet Wakeup occurs only when the following conditions are met: * * * * The destination address of the received Magic Packet is acceptable to the RTL8110S, e.g. a broadcast, multicast, or unicast packet addressed to the current RTL8110S adapter. The received Magic Packet does not contain a CRC error. The Magic bit (CONFIG3#5) is set to 1, the PMEn bit (CONFIG1#0) is set to 1, and the PME# can be asserted in the current power state. The Magic Packet pattern matches, i.e. 6 * FFh + MISC (can be none) + 16 * DID(Destination ID) in any part of a valid (Fast) Ethernet packet. A Wakeup Frame event occurs only when the following conditions are met: * * * * The destination address of the received Wakeup Frame is acceptable to the RTL8110S, e.g. a broadcast, multicast, or unicast address to the current RTL8110S adapter. The received Wakeup Frame does not contain a CRC error. The PMEn bit (CONFIG1#0) is set to 1. The 16-bit CRC* of the received Wakeup Frame matches with the 16-bit CRC* of the sample Wakeup Frame pattern given by the local machine's OS. Or, the RTL8110S is configured to allow direct packet wakeup, e.g. a broadcast, multicast, or unicast network packet. *16-bit CRC: The RTL8110S supports two normal wakeup frames (covering 64 mask bytes from offset 0 to 63 of any incoming network packet) and three long wakeup frames (covering 128 mask bytes from offset 0 to 127 of any incoming network packet).
Integrated Gigabit Ethernet Controller
19
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
The PME# signal is asserted only when the following conditions are met: 1. 2. 3. The PMEn bit (bit0, CONFIG1) is set to 1. The PME_En bit (bit8, PMCSR) in PCI Configuration Space is set to 1. The RTL8110S may assert PME# in the current power state or in isolation state, depending on the PME_Support (bit15-11) setting of the PMC register in PCI Configuration Space. 4. 5. A Magic Packet, LinkUp, or Wakeup Frame been received. Writing a 1 to the PME_Status (bit15) of the PMCSR register in the PCI Configuration Space clears this bit and causes the RTL8110S to stop asserting a PME# (if enabled). When the device is in power down mode, e.g. D1-D3, the IO, MEM, and Boot ROM spaces are all disabled. After a RST# assertion, the device's power state is restored to D0 automatically if the original power state was D3cold. There is no hardware delay at the device's power state transition. When in ACPI mode, the device does not support PME (Power Management Enable) from D0 (this is the Realtek default setting of the PMC register auto loaded from EEPROM). The setting may be changed from the EEPROM, if required). The RTL8110S also supports the legacy LAN WAKE-UP function. The LWAKE pin is used to notify legacy motherboards to execute the wake-up process whenever the device receives a wakeup event, such as Magic Packet. The LWAKE signal is asserted according to the following settings: 1. * * LWPME bit (bit4, CONFIG4): LWAKE can only be asserted when the PMEB is asserted and the ISOLATEB is low. LWAKE is asserted whenever a wakeup event occurs.
2. Bit1 of DELAY byte (offset 1Fh, EEPROM): * * LWAKE signal is enabled. LWAKE signal is disabled.
Integrated Gigabit Ethernet Controller
20
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
7.
Characteristics
7.1. Absolute Maximum Ratings
WARNING: Absolute maximum ratings are limits beyond which permanent damage may be caused to the device, or device reliability will be affected. All voltages are specified reference to GND unless otherwise specified. Table 11. Description/Symbol Supply Voltage (VDD33, AVDDH) Supply Voltage (VDD25) Supply Voltage (VDD18) Input Voltage (DCinput) Output Voltage (DCoutput) Storage Temperature Absolute Maximum Ratings Minimum -0.5 -0.5 -0.5 -0.5 -0.5 -55 Maximum 4 3 2 VDD33 + 0.5 VDD33 + 0.5 +125 Unit V V V V V C
7.2. Recommended Operating Conditions
Table 12. Description Supply Voltage VDD Recommended Operating Conditions Minimum 3.0 2.25 1.67 0 Typical 3.3 2.5 1.8 Maximum 3.6 2.75 1.92 70 125 Unit V V V C C Pins VDD33, AVDDH VDD25 VDD18
Ambient Temperature TA Maximum Junction Temperature
7.3. Crystal Requirements
Table 13. Symbol Fref Fref Stability Fref Tolerance Fref Duty Cycle CL ESR DL Crystal Requirements Minimum Typical 25 Maximum Unit MH z ppm ppm Description/Condition Parallel resonant crystal reference frequency, fundamental mode, AT-cut type. Parallel resonant crystal frequency stability, fundamental mode, AT-cut type. Ta=25. Parallel resonant crystal frequency tolerance, fundamental mode, AT-cut type. Ta=-20~+70. Reference clock input duty cycle Load Capacitance Equivalent Series Resistance Drive Level 21
-50 -30
+50 +30
40
60
% pF mW Rev. 1.4
0.5 Track ID: JATR-1076-21
Integrated Gigabit Ethernet Controller
RTL8110S-32/RTL8110S-64 Datasheet
7.4. Thermal Characteristics
Table 14. Parameter Storage temperature Operating temperature Thermal Characteristics Maximum +125 70 Units C C Minimum -55 0
7.5. DC Characteristics
Table 15. Symbol VDD33 VDD18 VDD25 Voh Vol Vih Vil Iin Ioz Icc33 Parameter 3.3V Supply Voltage 1.8V Supply Voltage 2.5V Supply Voltage Minimum High Level Output Voltage Maximum Low Level Output Voltage Minimum High Level Input Voltage Maximum Low Level Input Voltage Input Current Tri-State Output Leakage Current Average Operating Supply Current from 3.3V Average Operating Supply Current from 1.8V Conditions DC Characteristics Minimum 3.0 1.67 2.25 Typical 3.3 1.8 2.5 Maximum 3.6 1.92 2.75 Units V V V V
Ioh = -8mA Iol = 8mA
0.9 * Vcc
Vcc
0.1 * Vcc 0.5 * Vcc -0.5 Vcc+0.5 0.3 * Vcc 1.0
V V V uA
Vin =Vcc or GND Vout =Vcc or GND
-1.0
-10
10
uA
mA
Icc18
mA
Integrated Gigabit Ethernet Controller
22
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
7.6. AC Characteristics
7.6.1. Serial EEPROM Interface Timing
93C46(64*16)/93C56(128*16)
EESK EECS EEDI
(Read) (Read)
tcs
1
1
0
An
A2
A1
A0 0 Dn D1 D0
EEDO High Impedance EESK EECS EEDI
(Write) (Write)
tcs
1
0
1
An
...
A0
Dn
...
D0
BUSY twp READY
EEDO High Impedance
tsk
EESK
tskh tskl tcsh
EECS EEDI
tcss tdis
tdih tdos tdoh
EEDO (Read)
tsv
EEDO
(Program)
STATUS VALID
Figure 7. Table 16. Symbol tcs twp tsk tskh tskl tcss tcsh
Serial EEPROM Interface Timing EEPROM Access Timing Parameters EEPROM Type 9346/9356 9346/9356 9346/9356 9346/9356 9346/9356 9346/9356 9346/9356 23 Min. 1000/250 Max. Unit ns ms us ns ns ns ns Rev. 1.4
Parameter Minimum CS Low Time Write Cycle Time SK Clock Cycle Time SK High Time SK Low Time CS Setup Time CS Hold Time
10/10 4/1 1000/500 1000/250 200/50 0/0
Integrated Gigabit Ethernet Controller
Track ID: JATR-1076-21
RTL8110S-32/RTL8110S-64 Datasheet
Symbol tdis tdih tdos tdoh tsv Parameter DI Setup Time DI Hold Time DO Setup Time DO Hold Time CS to Status Valid EEPROM Type 9346/9356 9346/9356 9346/9356 9346/9356 9346/9356 Min. 400/50 400/100 2000/500 Max. Unit ns ns ns ns ns
2000/500 1000/500
7.7. PCI Bus Operation Timing
7.7.1. PCI Bus Timing Parameters
Table 17. Symbol T val T val(ptp) T on T off T su T su(ptp) Th T rst T rst-clk T rst-off Trrsu Trrh T rhfa T rhff Parameter CLK to Signal Valid Delay-bused signals CLK to Signal Valid Delay-point to point Float to Active Delay Active to Float Delay Input Setup Time to CLK-bused signals Input Setup Time to CLK-point to point Input Hold Time from CLK Reset active time after power stable Reset active time after CLK STABLE Reset Active to Output Float delay REQB to REQ64B Setup Time RSTB to REQ64B Hold Time RSTB High to First configuration Access RSTB High to First FRAMEB assertion PCI Bus Timing Parameters 66MHz Min 2 2 2 14 3 5 0 1 100 40 10*Tcyc 0 2^25 5 50 10*Tcyc 0 2^25 5 50 7 10 0 1 100 40 Max 6 6 Min 2 2 2 28 33MHz Symbol 11 12 Parameter ns ns ns ns ns ns ns ms us ns ns ns clocks clocks
Integrated Gigabit Ethernet Controller
24
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
V_th
CLK
V_test T_val V_tl
OUTPUT DELAY Tri-State OUTPUT
V_trise, V_tfall
V_test T_on T_off
V_test
Figure 8.
Output Timing Measurement Conditions
V_th
CLK
V_th T_su V_test V_tl
V_test T_h V_test V_tl
INPUT Figure 9.
inputs valid
V_max
Input Timing Measurement Conditions
Table 18. Symbol Vth Vtf Vtest Vtrise Vtfall Vmax
Measurement Condition Parameters Level 0.6Vcc 0.2Vcc 0.4Vcc 0.285Vcc 0.615Vcc 0.4Vcc 1 Units V V V V V V V/ns
Input Signal Edge Rate
Integrated Gigabit Ethernet Controller
25
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet 7.7.2. PCI Clock Specification
T_high 0.6Vcc 0.5Vcc 0.4Vcc 0.3Vcc 0.2Vcc T_cyc 0.4Vcc, peak-to-peak (minimum) T_low
Figure 10.
3.3V Clock Waveform
V_ih CLK (@ Device #1) V_il T_skew V_test
T_skew
T_skew CLK (@ Device #2) V_il
V_ih V_test
Figure 11.
Clock Skew Diagram
Table 19. Symbol Tcyc Thigh Tlow --Tskew Parameter CLK Cycle Time CLK High Time CLK Low Time CLK Slew Rate RST# Slew Rate CLK Skew
Clock and Reset Specifications 66MHz Min 15 6 6 1.5 50 Max 30 33MHz Min Symbol 30 11 11 1 4 50 2 Parameter ns ns ns V/ns mV/ns ns
4 1
Integrated Gigabit Ethernet Controller
26
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet 7.7.3. PCI Transactions
CLK
1 2 3 4 5 6 7 8 9 10
FRAMEB
AD31-0
ADDRESS
DATA
C/BE3-0B
BUS CMD
BE3-0B
IRDYB
TRDYB
DEVSELB
Figure 12.
I/O Read
CLK
1 2 3 4 5 6 7 8 9 10
FRAMEB
AD31-0
ADDRESS
DATA
C/BE3-0B
BUS CMD
BE3-0B
IRDYB
TRDYB
DEVSELB
Figure 13.
I/O Write
Integrated Gigabit Ethernet Controller
27
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
CLK
1 2 3 4 5 6 7 8 9 10
FRAMEB
IDSEL
AD31-0
ADDRESS
DATA
C/BE3-0B
BUS CMD
BE3-0B
IRDYB
TRDYB
DEVSELB
Figure 14.
Configuration Read
CLK
1 2 3 4 5 6 7 8 9 10
FRAMEB
IDSEL
AD31-0
ADDRESS
DATA
C/BE3-0B
BUS CMD
BE3-0B
IRDYB
TRDYB
DEVSELB
Figure 15. Integrated Gigabit Ethernet Controller
Configuration Write 28 Track ID: JATR-1076-21 Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
CLK
1 2 3 4 5 6 7 8 9 10
REQB-A
REQB-B
GNTB-A
GNTB-B
FRAMEB
AD
ADDRESS
DATA
ADDRESS
DATA
Figure 16.
Bus Arbitration
CLK
1 2 3 4 5 6 7 8 9
FRAMEB
AD31-0
ADDRESS
DATA-1
DATA-2
DATA-3
C/BE3-0B
BUS CMD DATA TRANSFER
BE3-0B DATA TRANSFER WAIT DATA TRANSFER
IRDYB
WAIT
TRDYB
DEVSELB
Figure 17.
Memory Read below 4GB (32-bit address, 32-bit data; 32-bit slot)
Integrated Gigabit Ethernet Controller
29
WAIT
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
CLK
1 2 3 4 5 6 7 8 9
FRAMEB
AD31-0
ADDRESS
DATA-1
DATA-2
DATA-3
C/BE3-0B
BUS CMD BE3-0B-1 BE3-0B-2 DATA TRANSFER DATA TRANSFER
BE3-0B-3 DATA TRANSFER
IRDYB
WAIT
WAIT
TRDYB
DEVSELB
Figure 18.
Memory Write below 4GB (32-bit address, 32-bit data; 32-bit slot)
CLK
1 2 3 4 5 6 7 8 9
FRAMEB
IRDYB
TRDYB
STOPB
DEVSELB
Figure 19.
Target Initiated Termination - Disconnect
Integrated Gigabit Ethernet Controller
30
Track ID: JATR-1076-21
WAIT
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
CLK
1 2 3 4 5 6 7 8 9
FRAMEB
IRDYB
TRDYB
STOPB
DEVSELB
Figure 20.
Target Initiated Termination - Abort
CLK
1 2 3 4 5 6 7 8 9
FRAMEB
IRDYB
TRDYB
DEVSELB
FAST
Figure 21.
MED
SLOW
SUB
NO RESPONSE ACKNOWLEDGE
Master Initiated Termination - Abort
Integrated Gigabit Ethernet Controller
31
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
CLK
1 2 3 4 5 6 7 8 9 10
FRAMEB
AD
ADDRESS
DATA
ADDRESS
DATA
C/BE#
BUS CMD
BE#
BUS CMD
BE#
PAR/PAR64
SERR#
PERR#
Figure 22.
Parity Operation - One Example
Integrated Gigabit Ethernet Controller
32
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
CLK
1 2 3 4 5 6 7 8 9
FRAMEB
REQ64B
AD31-0
ADDRESS
DATA-1
DATA-2
DATA-3
AD63-32
C/BE3-0B
BUS CMD
BE3-0B
C/BE7-4B
BE7-4B DATA TRANSFER DATA TRANSFER WAIT DATA TRANSFER
IRDYB
WAIT
TRDYB
DEVSELB
ACK64B
Figure 23.
Memory Read Below 4GB (32-bit address, 32-bit data transfer granted; 64-bit slot)
Integrated Gigabit Ethernet Controller
33
WAIT
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
CLK
1 2 3 4 5 6 7 8 9
FRAMEB
REQ64B
AD31-0
ADDRESS
DATA-1
DATA-2
DATA-3
AD63-32
DATA-2
C/BE3-0B
BUS CMD BE3-0B-1 BE3-0B-2
BE3-0B-3
C/BE7-4B
BE7-4B-1 DATA TRANSFER DATA TRANSFER DATA TRANSFER
IRDYB
WAIT
WAIT
TRDYB
DEVSELB
ACK64B
Figure 24.
Memory Write below 4GB (32-bit address, 32-bit data transfer granted; 64-bit slot)
Integrated Gigabit Ethernet Controller
34
Track ID: JATR-1076-21
WAIT
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
CLK
1 2 3 4 5 6 7 8 9
FRAMEB
REQ64B
AD31-0
ADDRESS
DATA-1
DATA-3
DATA-5
AD63-32
DATA-2
DATA-4
DATA-6
C/BE3-0B
BUS CMD
BE3-0B
C/BE7-4B
DATA TRANSFER
BE7-4B DATA TRANSFER WAIT DATA TRANSFER
IRDYB
WAIT
TRDYB
DEVSELB
ACK64B
Figure 25.
Memory Read below 4GB (32-bit address, 64-bit data transfer granted; 64-bit slot)
Integrated Gigabit Ethernet Controller
35
WAIT
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
CLK
1 2 3 4 5 6 7 8 9
FRAMEB
REQ64B
AD31-0
ADDRESS
DATA-1
DATA-3
DATA-5
AD63-32
DATA-2
DATA-4
DATA-6
C/BE3-0B
BUS CMD BE3-0B-1 BE3-0B-2
BE3-0B-3
C/BE7-4B
BE7-4B-1 BE7-4B-2 DATA TRANSFER DATA TRANSFER
BE7-4B-3 DATA TRANSFER
IRDYB
WAIT
WAIT
TRDYB
DEVSELB
ACK64B
Figure 26.
Memory Write below 4GB (32-bit address, 64-bit data transfer granted; 64-bit slot)
Integrated Gigabit Ethernet Controller
36
Track ID: JATR-1076-21
WAIT
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
CLK
1 2 3 4 5 6 7 8 9 10
FRAMEB
AD31-0
LO-ADDR
HI-ADDR
DATA-1
DATA-2
DATA-3
C/BE3-0B
DAC CMD BUS CMD DATA TRANSFER
BE3-0B DATA TRANSFER WAIT DATA TRANSFER
IRDYB
WAIT
TRDYB
DEVSELB
Figure 27.
Memory Read above 4GB (DAC, 64-bit address, 32-bit data; 32-bit slot)
CLK
1 2 3 4 5 6 7 8 9 10
FRAMEB
AD31-0
LO-ADDR
HI-ADDR
DATA-1
DATA-2
WAIT
DATA-3
C/BE3-0B
DAC CMD BUS CMD BE3-0B-1 BE3-0B-2 DATA TRANSFER DATA TRANSFER
BE3-0B-3 DATA TRANSFER
IRDYB
WAIT
WAIT
TRDYB
DEVSELB
Figure 28.
Memory Write above 4GB (DAC, 64-bit address, 32-bit data; 32-bit slot)
Integrated Gigabit Ethernet Controller
37
Track ID: JATR-1076-21
WAIT
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
CLK
1 2 3 4 5 6 7 8 9 10
FRAMEB
REQ64B
AD31-0
LO-ADDR
HI-ADDR
DATA-1
DATA-2
DATA-3
AD63-32
HI-ADDR
C/BE3-0B
DAC CMD BUS CMD
BE3-0B
C/BE7-4B
BUS CMD
BE7-4B DATA TRANSFER DATA TRANSFER WAIT DATA TRANSFER
IRDYB
WAIT
TRDYB
DEVSELB
ACK64B
Figure 29.
Memory Read above 4GB (DAC, 64-bit address, 32-bit data transfer granted; 64-bit slot)
Integrated Gigabit Ethernet Controller
38
WAIT
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
CLK
1 2 3 4 5 6 7 8 9 10
FRAMEB
REQ64B
AD31-0
LO-ADDR
HI-ADDR
DATA-1
DATA-2
DATA-3
AD63-32
HI-ADDR
DATA-2
C/BE3-0B
DAC CMD BUS CMD BE3-0B-1 BE3-0B-2
BE3-0B-3
C/BE7-4B
BUS CMD
BE7-4B-1 DATA TRANSFER DATA TRANSFER DATA TRANSFER
IRDYB
WAIT
WAIT
TRDYB
DEVSELB
ACK64B
Figure 30.
Memory Write above 4GB (DAC, 64-bit address, 32-bit data transfer granted; 64-bit slot)
Integrated Gigabit Ethernet Controller
39
Track ID: JATR-1076-21
WAIT
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
CLK
1 2 3 4 5 6 7 8 9 10
FRAMEB
REQ64B
AD31-0
LO-ADDR
HI-ADDR
DATA-1
DATA-3
DATA-5
AD63-32
HI-ADDR
DATA-2
DATA-4
DATA-6
C/BE3-0B
DAC CMD BUS CMD
BE3-0B
C/BE7-4B
BUS CMD DATA TRANSFER
BE7-4B DATA TRANSFER WAIT DATA TRANSFER
IRDYB
WAIT
TRDYB
DEVSELB
ACK64B
Figure 31.
Memory Read above 4GB (DAC, 64-bit address, 64-bit data transfer granted; 64-bit slot)
Integrated Gigabit Ethernet Controller
40
WAIT
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
CLK
1 2 3 4 5 6 7 8 9 10
FRAMEB
REQ64B
AD31-0
LO-ADDR
HI-ADDR
DATA-1
DATA-3
DATA-5
AD63-32
HI-ADDR
DATA-2
DATA-4
DATA-6
C/BE3-0B
DAC CMD BUS CMD BE3-0B-1 BE3-0B-2
BE3-0B-3
C/BE7-4B
BUS CMD
BE7-4B-1 BE7-4B-2 DATA TRANSFER DATA TRANSFER
BE7-4B-3 DATA TRANSFER
IRDYB
WAIT
WAIT
TRDYB
DEVSELB
ACK64B
Figure 32.
Memory Write above 4GB (DAC, 64-bit address, 64-bit data transfer granted; 64-bit slot)
Integrated Gigabit Ethernet Controller
41
Track ID: JATR-1076-21
WAIT
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
8.
Mechanical Dimensions
8.1. 128-Pin QFP Mechanical Dimensions
See the Mechanical Dimensions notes on the next page.
Integrated Gigabit Ethernet Controller
42
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
8.2. Notes for 128-Pin QFP Dimensions
Symbol Dimensions in inches Min Typical 0.010 0.112 0.006 0.551 0.787 0.020 0.677 0.913 0.035 0.063 Max 0.134 0.036 0.122 0.010 0.561 0.797 0.030 0.689 0.925 0.043 0.073 0.004 12 0.004 0.102 0.002 0.541 0.778 0.010 0.665 0.902 0.027 0.053 0 Dimensions in mm Min 0.10 2.60 0.05 13.75 19.75 0.25 16.90 22.90 0.68 1.35 0 Typical 0.25 2.85 0.15 14.00 20.00 0.5 17.20 23.20 0.88 1.60 Max 3.40 0.91 3.10 0.25 14.25 20.25 0.75 17.50 23.50 1.08 1.85 0.10 12 CHECK APPROVE TITLE: -CU L/F, FOOTPRINT 3.2 mm LEADFRAME MATERIAL: DOC. NO. VERSION PAGE DWG NO. DATE REALTEK SEMICONDUCTOR CO., LTD Q128 - 1 Notes: 1. Dimensions D & E do not include interlead flash. 2. Dimension b does not include dambar rotrusion/intrusion. 3. Controlling dimension: Millimeter 4. General appearance spec. Should be based on final visual inspection.
A A1 A2 c D E
e
HD HE L L1 y
Integrated Gigabit Ethernet Controller
43
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
8.3. 233-PIN TFBGA Mechanical Dimensions
See the Mechanical Dimensions notes on the next page.
Integrated Gigabit Ethernet Controller
44
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
8.4. Notes for 233-Pin TFBGA Dimensions
Integrated Gigabit Ethernet Controller
45
Track ID: JATR-1076-21
Rev. 1.4
RTL8110S-32/RTL8110S-64 Datasheet
9.
Ordering Information
Table 20. Part number RTL8110S-32 RTL8110S-64 Ordering Information Status Package 128-pin QFP 233-pin TFBGA
Realtek Semiconductor Corp. Headquarters 1F, No. 2, Industry East Road IX, Science-based Industrial Park, Hsinchu, 300, Taiwan, R.O.C. Tel: 886-3-5780211 Fax: 886-3-5776047 www.realtek.com.tw
Integrated Gigabit Ethernet Controller 46 Track ID: JATR-1076-21 Rev. 1.4

▲Up To Search▲

Price & Availability of RTL8110S-32

	To Download RTL8110S-32 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .